







Novel interconnections for semiconductor detector modules



Introduction

1. Hybridization of pixel detectors and TSV integration
2. Beyond hybridization: Integration of MAPS and advanced modules
3. Hybrid with CMOS (“MAPS”) sensors

Work from collaborations across multiple institutes and R&D programmes



CERN DRD 3 WG 7



CERN EP R&D WP 1.3

Semiconductor pixel detectors

Hybrid design



3

mvi@cern.ch


A hybrid design allows the optimization of the sensor and read-out chip (ROC) independently

- **Sensor:** matrix of multiple $\sim \mu\text{m}^2$ collection electrodes for particle signal detection
 - ▣ Planar (Si, SiC, CdTe, GaAs), 3D, LGAD, SiEM, etc...
- **Read-out mixed-signal ASIC:** independent electronic cells/pixels to record the signal from each sensor electrode

CLICpix2 bump-bonded to Si sensor



Hybrid pixel detector illustration





Hybrid pixel detectors

Bump-bonding interconnection



Standard interconnection technology → **Bump-bonding**

- Photolithographic process; requires **full wafers**

Timepix3 ROC bump-bonded to a 50 μm active edge silicon sensor Solder bumps on the Timepix3 pixel matrix



Bump cross-section



Process steps



Hybrid pixel detectors

Bump-bonding interconnection



5

mvicente@cern.ch

Standard interconnection technology → **Bump-bonding**

- ❑ Photolithographic process; requires **full wafers**
- ❑ **Complex** and **expensive** → process can cost 10+ times more than the ASIC and sensor
 - ▣ **Not suited** for an **R&D** phase and **Multi-Project Wafer (MPW)** productions


Wafer processing line



Robotic wafer handling



Wafer-level chip processing




Getting the MPW ASICs and sensors

6


mvicente@cern.ch

On **R&D** and **MPW** productions, we (usually) have access to singularized dies from a full wafer


Wafer with multiple chips (FASER and ATLAS chips)



Zoom in wafer reticle with chips from multiple projects



FASER chips diced on waffle pack tray




Processing the MPW ASICs and sensors

7

mvicente@cern.ch

On **R&D** and **MPW** productions, we (usually) have access to singularized dies from a full wafer

- As we need wafer-level processes, we must rely on the same foundries
- They will use support wafers to adapt the process to singularized chips
- Price for 10s devices can go from **10k to 100k EUR**



*AI modified

What else can we do?

Interconnection landscape




Semiconductor packaging

- Wafer-Level Packaging (WLP)
- Chip-Scale Packaging (CSP)

- Wire-bonding (used for ASIC integration)
- Flip-chip (used for pixel hybridization)

Let's see what we can do here








Anisotropic Conductive Adhesives

Typical application: Consumer electronics (COB, COF, COG, BOF, FOB, FOG...)

Narrow display driver ICs and long rows of connections

Adhesive film (ACF) or paste (ACP) embedded with **Conductive Particles (CP)**

- **Vertically compressed CP** connect electrically the pads of the devices
 - **Mechanical bonding** is achieved with the thin adhesive layer



Bonding topology/interface for ACA

ENIG – Electroless Nickel Immersion Gold

10

mvi@cern.ch


Elevated pads are needed to **pinch** the ACF particles and establish the electrical contact

- ENIG is a **wet chemical** deposition of **Ni** and **Au** (without external electrical current)
 - ▣ Self-patterning on exposed metal contacts under **passivation layer openings**
 - **Maskless chip-level “Under Bump Metallization” process** → **Low cost**


Samples and chemical baths




Plated VS Unplated pixels



Bare CLICpix2 pixel matrix




CLICpix2 pixels after ENIG




ENIG plating at CERN


Timepix3




SPHIRD




ALTIROC




SiGE KEK




XPOL-III




COLORPIX




Ti-LGAD sensor




Silicon sensor




LGAD sensor



LGAD sensor




TimeSPOT



Flip-chip device bonder

- **Semi-automatic flip-chip bonder, installed at Geneva University**
 - ▣ Post-bonding accuracy $\sim 2 \mu\text{m}$ achieved and planarity $< 100\text{'s } \mu\text{rad}$
 - ▣ Heating up to 400°C and force applied by bonding arm up to 100 kg

Flip-chip bonder



ACF thermocompression bonding

13

mvi@cern.ch




Structure and thickness	1) Cover film / color	25 μ m / transparent	
	2) ACF-layer	8 μ m	
	3) NCF-layer	10 μ m	
	4) Base film / color	38 μ m / white	
Conductive particles	1) Material	Ni plated polymer	
	2) Insulator coated	Yes	
	Particle diameter	3 μ m	
	Particle density	71.2k pcs/mm ²	


ACF laminating conditions	Temperature	50~80°C
	Pressure	0.5~1.0MPa
	Time	1~2sec
Main bonding conditions	Temperature	150°C~180°C
	Pressure	30~80MPa*
	Time	5sec

* 300~800 kgf/cm²


TPX3 (top) and ACF (bot)




ACF lamination to ASIC



Removal of ACF protective cover film



TPX3 to sensor bonding stage with ACF in between



Hybrid pixel detectors


μ -particle bonding with ACF




14

mvicente@cern.ch – 05/11/21


- **Timepix3 (+ planar Si sensor)** as a test-vehicle for ACF bonding
 - ▣ Widely used read-out ASIC ([HEP](#), [medicine](#), [space](#), [education](#)...)
 - ▣ 256 x 256 pixels; 14 x 14 mm²; **55 μ m** pixel pitch; **18 μ m** wide pixel pads
 - ▣ 256×256 × 320 μ m² \approx 0.20 cm² \rightarrow **61–163 kgf** of bonding force (CLICpix2: 128×128 × 200 μ m² \approx 0.03 cm² \rightarrow 9–24 kgf)




Bare Timepix3 pixel matrix




Timepix3 pixels after ENIG



Timepix3 with ACF laminated



TPX3 (bot) bonded to a Si sensor (top) w/ ACF



Timepix3 hybridization with ACF

First tests – Bonding tuning






15

mvicente@cern.ch

Timepix3 pixel matrix **fully covered** with ACF + default ENIG from PacTech → Low connectivity yield (<20%)

- ❑ “Adjusted” bonding (same force, longer bonding) improved yield (but outside ACF specifications)
- ❑ 200 kg bonding force increased the yield, but a large area remains unconnected



Timepix3 hybridization with ACF


First tests – Bonding tuning

Changing the bonded area, we can achieve higher bonding pressure

- Sample covering $\sim 30\%$ of the matrix \rightarrow **Uniform** and **high yield** connectivity
- sample with $\sim 50\%$ coverage \rightarrow **Large area** with **good connectivity**, low yield in the central region

Proof-of-concept achieved: Successful pixel matrix bonding of **up to 1 cm²** (so far)

Samples produced with ACF strips (different vendor) to test different possibilities (not very scalable...)



Timepix3 hybridization with ACF


Interface optimization

The pad was re-worked to grow taller and pierce through the adhesive film thickness

- Pad isotropic growth: +10 μm in diameter and +5 μm in height
 - ▣ Source measurement and cross-section inspection show a bonding improvement

Next: We will try a **new thinner film**. 9 μm thick (vs current 18 μm thick)


- The new ACF requires 20 MPa for bonding (vs current 30-80 MPa)




Timepix3 sensor after re-work




Timepix3 assembly w/ original ENEPIG



Timepix3 assembly w/ re-worked pad



100% ACF coverage
100 kg bonding force





Small area hybridization with ACF


Resulting assemblies

Smaller bonding areas are easier for bonding, but challenges are always present


- Visible imprint of the vacuum tool on laminated ACF, pushing out CPs during bonding
- 85-95% bonding yield consistently achieved for small devices $< 1 \text{ cm}^2$



Vacuum imprint



~90% yield




Beyond ACF and Hybridization


Through-Silicon-Via (TSV) integration

The TSV enables connections of I/Os from the top to the bottom of the ASIC
 The Redistribution Layer (RDL) routes the TSVs to pads on the ASIC's bottom surface
 The **Timepix4** (512x448 pixels 55 μm pitch, $\sim 7 \text{ cm}^2$) has TSVs in 3 regions


- 3D integration with seamless 4-side tiles (no wire-bonds, minimal dead space)
- Better power distribution + Improved signal integrity




Timepix4 (and Timepix2 for comparison)



TSV regions and RDL



Timepix4 power drop simulations. Wire-bond (left), 2 wire-bonds (center) and 3 TSV regions (right)




Beyond ACF and Hybridization

Through-Silicon-Via (TSV) integration

22

mvicente@cern.ch

TIMEPIX4 TSV-Processed Back side
Chip thinned to ~120 μm




Beyond ACF and Hybridization



Through-Silicon-Via (TSV) integration

ACP bonding between RDL pads (Au coated) and ENEPIG pads from PCB
(no post-process needed!)

- Data transmission is proven at gigabit rates. The eye diagram shows that the TSVs are powering the chip and delivering a good signal even at **10.24 Gbps**




Eye Diagrams Through Optical Fiber



Other detector integration with ACA/NCA/SBB

ACF is also suitable for **module integration** with ASIC-PCB/FPC assembly, **alternative** to wire bonding/BGA

- ❑ **Ultra-low-mass** multi-chip module with the **MALTA2** pixel detector (EP-R&D, CERN)
- ❑ 50- μm thin **ALPIDE** integration to a **flexible printed circuit** (FPC) (ALICE ITS, CERN)
- ❑ **Stackable** multi-chip **MAPS module** for PET scanners (**100 μ PET**, UNIGE)
- ❑ **Large area** Si-sensor/FPC bonding for calorimeters (**LUXE**, DESY)



The 100µPET scanner

ASIC, module/layer, tower




26

mvi-cente@cern.ch

Multi-layer stack of CMOS imaging sensors for ultra-high resolution PET imaging

- ❑ **100µPET MAPS: 130 nm SiGe BiCMOS; 2.3 x 3 cm²; 150 µm pixel pitch; 270 µm thick; ~0.1 W/cm²**
- ❑ Single silicon detection layer composed by **2x2 ASICs** flip-chip to a flex printed circuit, covering **24 cm²**
- ❑ Flip-chip integration tested with ENIG+ACA and SBB+NCP

100µPET ASIC on single-chip board










100µPET module demonstrator

Reference module

27

- Bond resistance of **~10 mOhm** and uniform over module's 4 corners and center
- Chains of pads indicating no open connection in ~1000 pads (**bonding yield >99.9%**)
- Heater system is working as expected, with **8°C** increase in temperature at **nominal module power (2W)**




Novel Low-Mass Detector Module Flex

Flexible, low material, dense and reliable modules with the MALTA2 ASICs


- ❑ Two-layer flex, **~30 μm thick** with **17 μm trace** width and spacing
- ❑ Individual powering with **500 mA** per chip
- ❑ Chip-to-chip data transfer

Successful connection using ENIG+ACF/ACP and SBB+NCP


MALTA2 on a single-chip board




MALTA2 multi-chip flex circuit




Flip-chip bonding




Testing bonded chips



Populated flex on support material



Flex removed from support



ALPIDE ACF bonding tests

ALPIDE flex, ENIG and bonding

28

mvicente@cern.ch

- ❑ **FPC** designed for the ACF bonding for ASIC integration
- ❑ ENEPIG on FPC and **In-house ENIG** plating on the ALPIDE chip for higher bonding pads
- ❑ Bonding done with **ACF** with up to 100 kgf





ALPIDE ACF bonding tests

Sr⁹⁰ illumination test and next steps

- Good interconnection between ALPIDE and FPC using ACF
 - ▣ Very good electrical contact. **<1 Ohm** contact resistance. Nominal power consumption

ALPIDE hit-map with FPC shadow (1 000s 1M events)



Conclusions

- We don't need to rely only on solder bump-bonding hybridization
 - ▣ Small and large devices are being hybridized with ENIG+ACA and SBB+NCP
 - ▣ Large devices with a high-density pixel matrix (Timepix-like) are still work-in-progress

- Multiple packaging techniques can be combined and implemented
 - ▣ The ENIG and Au stud bumping, combined with adhesive bonding, brings flexible techniques suitable for detectors with mixed assembly needs
 - ▣ This allows for new architectures of pixel detectors to be envisioned

